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E-mail address: magr07r@ecs.soton.ac.uk (M.A. GaWe report a hybrid numerical analysis of the suspended gate silicon nanodot memory (SGSNM) which co-
integrates nano-electromechanical systems (NEMS) with silicon MOSFET technology. We propose a new
hybrid equivalent circuit model for the SGSNM, in which a parallel-connected variable gate capacitance
and variable tunnel resistance model the suspended gate pull-in/pull-out operation and the electron tun-
nelling process through the tunnelling oxide layer. The signals for the programming, erasing and reading
processes are successfully achieved in the circuit level simulation. The programming/erasing speed is
found 2.5 ns which is a combination between the mechanical SG pull-in (0.8 ns) and the tunnelling pro-
cess (1.7 ns). Those characteristics and the fact that the SGSNM does not use exotic materials but Si-based
materials, makes the SGSNM a serious candidate for non-volatile random access memory applications.
 2009 Elsevier B.V. All rights reserved.1. Introduction negative voltage is applied to the SG. It is pulled-in on the tunnelFor the last two decades the non-volatile memory market has
been driven by Flash memory which is used for a wide variety of
devices and systems, from personal pen drives or MP3 players to
large systems in planes or satellites. However, the conventional
ﬂoating-gate memory technology in use for the Flash memory is
facing a serious scalability issue, the oxide layer cannot be reduced
smaller than 7 nm as manifested in ITRS2007 [1]. As one of prom-
ising candidates for a scalable non-volatile memory, we proposed a
new suspended gate silicon nanodot memory (SGSNM) by co-inte-
grating nano-electromechanical systems (NEMS), silicon nanodots
(SiNDs), and MOSFETs [2]. The SGSNM can be manufactured within
the conventional silicon technology and may achieve fast program-
ming/erasing (P/E) operation as well as long data retention time
without introducing any exotic materials. In this paper, we present
a new hybrid circuit simulation to analyse the SGSNM cell and esti-
mate the P/E times quantitatively.
2. SGSNM operation and modelling
Fig. 1 shows a schematic of the SGSNM, which consists of a
MOSFET as readout, SiNDs as a ﬂoating-gate (FG), and a movable
suspended gate (SG) isolated from the FG by an air gap and a thin
oxide layer. The advantages of the SGSNM cell over the typical
Flash memory include high speed programming/erasing opera-
tions, virtually no gate leakage current and therefore a serious
non-volatility, thanks to the presence of the air gap except for
the program/erase processes. For programming the SGSNM cell, all rights reserved.
.
rcia-Ramirez).oxide layer, resulting in the electrons injection from the SG into
the FG through the tunnelling process. Note that the SG remains at-
tached to the oxide layer until the applied voltage is reduced lower
than the pull-out voltage due to the stiction caused by electro-
static, van der Waals and Casimir forces [3]. When the SG is
pulled-out, the electron tunnelling process is stopped and the elec-
trons remain stored in the FG which is isolated by an air gap from
the SG. For erasing the cell, a positive voltage is applied, and the
stored electrons are extracted from the FG. A basic fabrication pro-
cess of the SGSNM is the following. After the thermal gate oxide is
formed on the Si substrate, the Si-nanodots are deposited by using
the VHF plasma CVD technique [4]. The upper thin gate oxide is
then deposited, and a sacriﬁcial layer of poly-Si is then deposited.
Finally, a thin gate metal is deposited over the stacked layers. After
patterning the top gate by using electron beam lithography, the
sacriﬁce layer is selectively etched out, and the air gap is formed
between the SG and the FG layer.
In the present paper, we propose a hybrid equivalent circuit
model for the SGSNM as shown in Fig. 2. It features a parallel-con-
nected variable gate capacitance and variable tunnel resistance
which are deﬁned as a function of voltage between the SG and
the FG. A compact model for the variable gate capacitance is
extracted from the 3D ﬁnite element method (FEM) analysis
conducted by using CoventorWare [5] to obtain the full pull-in/
pull-out characteristics for the doubly-clamped control gate. A
compact model for the variable tunnel resistance is implemented
based on the numerical simulation of quantum-mechanical tunnel-
ling current through the top oxide layer [6]. The developed models
are implemented into SmartSpice [7] by using an analog hardware
description language (AHDL) such as Verilog-A.
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Fig. 4. Pull-in/pull-out characteristic curves for a 30-nm-thick SG and at 20-nm-
thick air gap, where (a) represents a hysteresis curve for D–V and (b) for C–V.
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Fig. 1. Schematic diagram for the suspended gate silicon nanodot memory
(SGSNM) cell.
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Fig. 2. Equivalent circuit model for the SGSNM cell.
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3.1. Suspended gate analysis
Table 1 summarises a set of structural parameters which are
carefully chosen in order to keep the programming voltage lower
than 10 V. Fig. 3 shows the displacement of the beams calculated
for all the structures in Table 1 as a function of the SG voltage.Table 1
Parameters used to calculate the pull-in voltage.
Material SG Suspended gate (nm) Air gap (nm) Dimensions (lm  nm)
Al 30 30 1  300
Al 30 20 1  300
Al 20 20 1  300
Al 20 15 1  300
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Fig. 3. Pull-in analysis for several air gaps and SG thicknesses.We calculated the SG displacement–voltage (D–V) and capaci-
tance–voltage (C–V) hysteresis curves by sweeping the SG voltage.
Fig. 4 shows a full pull-in and pull-out characteristic for the 30-
nm-thick SG with the 20-nm-thick air gap when the positive gate
voltage is applied. It shows a voltage window over which the SG re-
mains in contact to the tunnel oxide – called stiction. The C–V
curve is modelled by using a simple algebraic function in order
to implement it as a compact model. The same processes are con-
ducted for the negative gate voltage.3.2. Tunnel barrier analysis
Next a compact model for the variable tunnel resistance is con-
structed based on the numerical simulation of quantum-mechani-
cal tunnelling current through the top gate oxide. The current
density–voltage (J–V) characteristics are calculated for various tun-
nel oxide thicknesses by solving the 1D Schrödinger equation and
Poisson’s equation self-consistently [6]. Fig. 5 shows the J–V char-
acteristic curves for the SiO2 layer in thicknesses from 4 nm to
8 nm. As mentioned above, the SG stages (pull-in/pull-out win-
dow) are linked with the electron injection/ejection processes. In
order to calculate the absolute values of the tunnel current, the0 2 4 6 8 1010
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Fig. 5. Current density–voltage FEM analysis for 4–8 nm SiO2 layer.
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Fig. 6. Programming (P), erasing (E) and reading (R) waveform signals for the
control gate (a), and the drain terminal of the readout MOSFET (b). The transient
memory node voltage (c) and the MOSFET readout current (d).
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tunnel oxide which is obtained from the 3D FEM calculation as a
function of the gate voltage. The tunnel current density increases
by approximately ﬁve orders of magnitude in the low voltage (0–
2 V) region by decreasing the tunnel oxide thickness by 1 nm. In
contrast, at high bias (9–10 V) current density variation drops to
less than three magnitude orders. This is because the tunnelling
current is dominated by the FN tunnelling in the high bias region
while that in low bias region is governed by the direct tunnelling.
Obviously the thinner the gate oxide, the larger the tunnel current
and therefore the faster the P/E operations on the SGSNM. Once the
J–V characteristic curve for 7 nm has been obtained, the data is
implemented in AHDL in the same way for the C–V characteristics.
3.3. SGSNM cell implementation
By using the developed hybrid modelling, the program (P)/erase
(E)/read (R) processes are successfully analyzed as shown in Fig. 6.
For the full SGSNM cell analysis a piece-wise linear (PWL) source is
used as a gate voltage, Vg and a pulse source is used at the drain
terminal of the MOSFET while the substrate and source terminals
are grounded. The SG voltage and drain voltage waveforms are
shown in Fig. 6a and b and the transient memory node voltage
and the MOSFET readout current are shown in Fig. 6c and d,respectively. By assuming a 7-nm-thick top oxide layer, the results
shown that the SGSNM cell achieves the tunnel charging for P/E
times as short as 1.7 nsec. We also analyzed a mechanical switch-
ing time to pull-in the suspended gate by conducting transient 3D
simulation and estimated the pull-in time of 0.8 nsec. From these
results, we obtained a total program time of less than 3 nsec, suit-
able for fast and non-volatile memory applications.
4. Conclusions
We analysed numerically a new hybrid non-volatile memory
structure which co-integrates NEMS with MOS technology. The
suspended gate was analysed through a double-clamped beam
structure, where the parameters for pull-in, pull-out and stiction
window were obtained. The tunnelling process was analysed by
solving the 1D Schrödinger equation and Poisson’s equation self-
consistently so that the current density characteristic curve was
obtained. In the circuit level cell implementation, the signals for
the programming, erasing and reading processes were successfully
achieved. The P/E speed found (2.5 ns) was a combination between
the mechanical SG pull-in (0.8 ns) and the tunnelling process
(1.7 ns). Those characteristics and the fact that the SGSNM does
not use exotic materials but Si-based materials, makes the SGSNM
a serious candidate for non-volatile random access memory
applications.
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